Flexibility, Speed and Accuracy in VLIW Architectures Simulation and Modeling
نویسندگان
چکیده
In this document the Instruction Set Architecture (ASI) simulation issue is discussed. Typical tradeoffs between Flexibility, Speed and Accuracy are shown. Based on hypothesis on Architecture approach (VLIW) and Applications of interest (DSP and Multimedia), this article presents a solution representing a challenging compromise in ASI simulation. A fast, accurate and flexible ASI simulation environment has been implemented using a Simulation cache, innovative pipeline status modeling (Three dimensional), and Simulation Oriented Hw description. Results on two architecture case studies have been reported to validate the described approach: TI TMS320C62x and ST200.
منابع مشابه
A Power Modeling and Estimation Framework for VLIW-based Embedded Systems
In this paper, a framework for modeling and estimating the system-level power consumption for embedded VLIW (Very Long Instruction Word) architectures is proposed. Power macro-models have been developed for the main components of the system: namely the core, the register file, the instruction and data caches. The models have been integrated within a hierarchy of dynamic power estimation engines...
متن کاملChapter 9 POWER MODELING AND REDUCTION OF VLIW PROCESSORS
Power is rapidly becoming one of the primary design constraints for modern processor design due to increased complexity and speed of the system. Cycle-accurate microarchitecture-level power simulators such as Wattch [1], SimplePower [2], and TE EST [3], have been developed and used extensively to validate power-efficient microarchitecture innovations, including clock gating [4], dynamically rec...
متن کامل21 Processor Architectures For
In this chapter, we present contemporary VLSI processor architectures that support multimedia applications. We classified these processors into two groups: dedicated multimedia processors, which perform dedicated multimedia functions, such as MPEG encoding or decoding, and general-purpose processors that provide support for multimedia. Dedicated multimedia processors use either function-specifi...
متن کاملAn instruction-level energy model for embedded VLIW architectures
In this paper, an instruction-level energy model is proposed for the data-path of very long instruction word (VLIW) pipelined processors that can be used to provide accurate power consumption information during either an instruction-level simulation or power-oriented scheduling at compile time. The analytical model takes into account several software-level parameters (such as instruction orderi...
متن کاملSome Design Aspects for VLIW Architectures Exploiting Fine - Grained Parallelism
Very Long Instruction Word Architectures (VLIW architectures) can exploit the ne{grained (instruction level) parallelism typically found in sequential{natured program code. A parallelizing compiler is used to restructure the program code. Sophisticated global compaction techniques have emerged that can e ectively extract ne{grained parallelism from ordinary sequential natured program code. In t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002